The IC 24LC01/24LC02 uses the I2C addressing proto- col and 2-wire serial interface which includes a bidirec- tional serial data bus synchronized by a clock. Microchip 24LC02 EEPROM are available at Mouser Electronics. Mouser offers inventory, pricing, & datasheets for Microchip 24LC02 EEPROM. Description, Bit/Bit Serial EePROM Write Protect Memory Chips. Company, Pronics. Datasheet, Download 24LC02 datasheet. Quote. Find where to.
|Published (Last):||24 March 2016|
|PDF File Size:||18.53 Mb|
|ePub File Size:||18.55 Mb|
|Price:||Free* [*Free Regsitration Required]|
Serial clock data input. If the device is still busy with the. The microcontroller must terminate the page write sequence with a stop condition.
The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices. The higher data word address bits are not incremented, re- taining the memory page row location refer datasbeet Page write timing.
The SDA pin is bidirectional for serial data transfer. Clock and data transition.
HTTP This page has been moved
After receiving the 8-bit data word, the EEPROM will output a zero and the address- ing device, such as a microcontroller, must terminate the write sequence 24oc02 a stop con- dition.
If not, the chip will return to a standby state.
Write operation with built-in timer. This happens during the ninth clock cycle. Output Valid from Clock. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
Characteristics Functional Description Timing Diagrams. Partial page write allowed. Hardware controlled write protection.
Data Input Hold Time. Instead, after the EEPROM ac- knowledges the receipt of the first data word, the microcontroller can transmit up to seven more data words. Once the stop condition for a datashete command has been issued from the master, the device initiates the internally timed write cycle.
Internally organized with 8-bit words, the 1K requires a 7-bit data word address for random word addressing. A write operation requires an 8-bit data word address following the device address word and acknowledgment. Data transfer may be initiated only when the.
24LC02 Datasheet, PDF – Alldatasheet
The device is optimized for use in many industrial and com. During data transfer, the data line must remain stable whenever the clock line is high.
Commerical temperature range 0. Search field Part name Part description. Stresses exceeding the range specified under “Absolute Maxi.
24LC02 PDF Datasheet浏览和下载
Output Capacitance See Note. Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete this feature can be used to maximize bus throughput. Input Capacitance See Note. After this period the first clock pulse is generated. The device address word consist of a mandatory one, zero sequence for the first four most significant bits refer to the diagram show- ing the Device Address.
A page write is initiated the same as byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. These three bits must compare to their corresponding hard-wired input pins.
A read operation is initi- ated if this bit is high and a write operation is initiated if this bit is low.